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    Abstract—Multilevel inverters in renewable applications 
usually require a high‐voltage DC link fed by a front‐end DC‐DC 
boost stage. Such a two‐stage power conversion however increases 
the switch count, leading to higher costs and power losses. To 
lower the number of switches, this letter proposes a six‐switch 
inverter, capable of generating a seven‐level voltage and a triple‐
voltage boost. Both features are achieved with only four switches 
operating at a high frequency, while clamped by low‐voltage 
capacitors. The remaining two switches must however endure 
higher voltage stresses, but fortunately operate at a much lower 
frequency. Overall switching losses of the inverter are thus 
significantly reduced. Besides, the inverter shares a common 
ground between its DC input and AC output, which theoretically 
helps to eliminate leakage current, if powered by photovoltaic 
sources. Operating principles of the inverter have been described 
and verified through experiments with an 800‐W prototype. 
 
    Index Terms—Boost multilevel inverter, low switch count, 
common-grounded structure, renewable applications. 
I.  INTRODUCTION  
Exploitation of renewable energy is important because of 
environmental concerns. Harvesting renewable energy requires 
a large number of power converters, among which, multilevel 
inverters (MLIs) are the most commonly used [1]. MLIs, 
including the neutral‐point‐clamped (NPC) and flying‐
capacitor (FC) inverters, have many advantages including high-
quality output voltage, low dv/dt across switches and small 
output filter [2]. However, when used for photovoltaic (PV) 
generation, some forms of voltage boosting for grid connection 
are necessary, since the output voltages of most PV arrays are 
relatively low. One boost option is to cascade many PV 
modules as a high-voltage string [3], which presently has met 
many mismatch issues. Alternatively, a front‐end DC‐DC 
converter can be added to form a two‐stage DC‐AC power 
converter [4]. This power converter however uses more 
switches with accompanied higher costs and power losses. A 
third option involving the single-stage boost MLIs has therefore 
been deliberated [5]–[15]. 
One such attempt in [5] achieves its boosted output voltage 
from a multi-DC link formed by multiple switched‐capacitor 
cells (SCCs) in series. Its number of switches (NS) in each SCC 
is however still comparably high. That prompts [6] to introduce 
another multi‐DC link, but like [5], its usage of a rear-end full 
bridge for generating the desired AC output remains a concern.  
It should however be pointed out that reversal of the output-
voltage polarity in each half fundamental cycle does not 
necessarily require a full bridge. On example is in [7], where an 
SCC-based five-level boost inverter with inherent polarity 
reversal has been proposed. That inverter however demands 
nine switches with at least four of them conducting 
simultaneously. The increases in switches are even more 
noticeable in [8] and [9] at a higher voltage level. It may 
therefore be more appealing to consider the variant in [10], 
where some switches and their gating circuits in [9] have been 
replaced by diodes. Despite that, both inverters must have their 
leakage currents suppressed before they can be suitable for PV 
applications.  
Other MLIs use an active NPC structure to construct either a 
five- or a seven-level inverter [11]–[13], whose switch count 
can further increase if bidirectional switches are needed [12], 
[13]. Such an active NPC structure additionally has a low 
voltage conversion ratio due to its clamping of grounded neutral 
of its AC output to mid-point of its DC input [11]. Despite that, 
MLIs with a common-grounded (CG) connection can result in 
the minimization of leakage current, as also demonstrated by 
inverters from [14] and [15]. Another feature shared by the 
MLIs [11]–[15] is the switch count (NS) of each inverter being 
always higher than the number of voltage levels (NVL). 
Certainly, this is an achievement, but not as challenging as the 
rarely attained target of reducing switches per level (i.e., 
NS/NVL<1), while yet producing the desired high voltage boost. 
The challenge has now been met in this letter through the 
proposal of a six-switch (6S) seven-level (7L) inverter with a 
triple boost (TB) in the output voltage. The three-phase 
schematic of the inverter is shown in Fig. 1, where it is powered 
by a single DC input and conditioned by a shared DC-link 
capacitor Cdc. Throughout the letter, the proposed inverter has 
been notated as 6S7LTBI and shown to have the following 
features: 
• A very low switch-per-level ratio (≈0.86). 
• Reduced losses achieved by only three switch pairs with 
one pair operating at the fundamental frequency.  
• Common DC-input and AC-output ground and hence a 
very small leakage current. 
These features are systematically explained by first 
describing operating states of the 6S7LTBI with a multicarrier 
pulse-width-modulation (PWM) scheme in Section II. 
Determination of its parameters and a comparison with other 
MLIs then follow in Section III. Last but importantly, 
experimental results are given in Section IV, before a 
conclusion is drawn in Section V.  
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II.  OPERATION OF 6S7LTBI  
A. Operating States 
The 6S7LTBI consists of three floating capacitors CF1–CF3 
per phase, whose capacitances, and that of Cdc, can be assumed 
as large enough to keep their respective voltages constant. 
Among them, CF1 and CF2 with switches S1–S3 and diodes D1–
D3 form the first SCC, while CF3 with switches S4–S6 and diode 
D4 form the second SCC. Together, they produce eight 
switching states, as summarized in Table I and Fig. 2. These 
states, in turn, give rise to an output voltage with seven discrete 
levels notated as ±3Vdc, ±2Vdc, ±Vdc and 0, where Vdc represents 
the DC input voltage. Conceptually, 2Vdc and 3Vdc are boosted 
voltages respectively associated with CF2 in Fig. 2(d) and CF2 
in series with the DC input in Fig. 2(h). Similarly, ‒3Vdc is 
obtained by reversing CF3 in Fig. 2(a) and ‒2Vdc is achieved by 
the reverse series connection of the DC input and CF3 in Fig. 
2(e). These, together with other equivalent circuits in Fig. 2 
for generating ±Vdc and 0, show the viability of obtaining 
seven voltage levels with only six switches. 
In practice, the six switches must additionally create 
charging and discharging intervals for the three floating 
capacitors, which in Table I are indicated by their voltages 
increasing or decreasing. None of the floating capacitive 
voltages will hence drop to zero or increase indefinitely. In 
other words, average voltages of the floating capacitors can 
self-balance around their specified constant values. Likewise, 
the DC-link capacitor Cdc discharges when in states I–IV and 
charges when in states V–VIII to keep a steady voltage. 
Further, in all states, neutral (N) of the AC output has been 
grounded to the negative terminal of the DC input. Variation 
of the terminal voltage of the DC source is therefore restricted, 
which in turn, eliminates leakage current. In addition, unlike 
the usual seven-level NPC structure, modulation strategy for 
the 6S7LTBI needs to create three pairs of complementary 
gating signals for its six switches, to be demonstrated next. 
B. Multicarrier Pulse-Width Modulation (PWM)  
Three triangular carriers (T1–T3) with the same frequency (fs), 
amplitude (Ec) and phase for generating three preliminary 
independent gating signals are shown in Fig. 3(a). Also shown 
in the figure is a rectified sinusoidal reference (Vref) with a peak 
of Am. This, together with the amplitude of carriers, gives rise 
to a modulation index of Ma=Am/(3Ec). Implementation of the 
state-selection logic is then given in Fig. 3(b), where the 
eventual gating signals for the switches (S1, S3, and S5) in Fig. 
3(a) are chosen from a lookup table. A notable feature observed 
with the signals is that the switches S5 and S6 are switched at the 
fundamental frequency to lower overall switching losses. Other 
switches however have to operate at a high frequency but are 
fortunately clamped by low-voltage capacitors as analyzed in 
the next section. 
TABLE I 
 SWITCHING SIGNALS AND KEY VOLTAGES OF THE 6S7LTBI  
 
States S1 (𝑆𝑆2� ) S3 (𝑆𝑆4� ) S5 (𝑆𝑆6� ) Vo VCF1 VCF2 VCF3 
I 0 0 0 –3Vdc Increase / Decrease 
II 0 0 1 0 Increase / / 
III 0 1 0 ‒Vdc Increase Increase  Decrease 
IV 0 1 1 2Vdc Increase Increase / 
V 1 0 0 ‒2Vdc Decrease / Decrease 
VI 1 0 1 Vdc Decrease / / 
VII 1 1 0 0 Decrease Decrease Increase 
VIII 1 1 1 3Vdc Decrease Decrease Increase 
0—switch-OFF; 1—switch-ON; /—No change. 
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Fig. 1. The 6S7LTBI and its three-phase schematic (terminals a, b and c). 
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Fig. 2. Equivalent 6S7LTBI when in states I–VIII with output voltages of (a) ‒3Vdc, (b) 0, (c) ‒Vdc, (d) 2Vdc, (e) ‒2Vdc, (f) Vdc, (g) 0, and (h) 3Vdc. 
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III.  PERFORMANCE INDEXES 
A. Switch Voltage Stresses 
From the eight states in Fig. 2, voltage stresses (Vdsi, i = 1 to 
6) of the six switches are found as 
𝑉𝑉ds1 = 𝑉𝑉ds2 =
1
2
𝑉𝑉ds3 =
1
2
𝑉𝑉ds4 =
1
3
𝑉𝑉ds5 =
1
3
𝑉𝑉ds6 = 𝑉𝑉dc    (1) 
Including voltage stresses (Vdj, j = 1 to 4) of the diodes, the total 
standing voltage (TSV) of all semiconductors in per unit, after 
normalizing with the maximum output voltage Vo-max, is thus 
𝑇𝑇𝑆𝑆𝑉𝑉 = (∑ 𝑉𝑉dsi6i=1 + ∑ 𝑉𝑉dj4j=1 )/(𝑛𝑛vb𝑉𝑉dc) = 6          (2) 
where nvb=Vo-max/Vdc is the voltage-boost ratio. 
B. Capacitor Voltage Ripples 
    The peak charging and discharging currents of the floating 
capacitors depend on voltage difference ΔvCF between two of 
them at their starting instant of parallel connection. It is 
therefore possible to reduce the two peak currents to acceptable 
values by keeping voltage ripples of the floating capacitors 
small. For CF1 and CF2, this is not a major issue, since they do 
not discharge within two consecutive states. They can therefore 
replenish in each switching cycle to maintain a steady voltage 
with only a small voltage ripple (ΔvCF1,2). The same does not 
apply to CF3, which continuously discharges to the output over 
the time span (t4‒t1) in Fig. 3(a). Its voltage ripple is thus 
relatively large, expressed as 
∆𝑣𝑣CF3 =
1
2𝐶𝐶F3
|∫ √2𝐼𝐼o sin(𝜔𝜔𝜔𝜔)𝑑𝑑𝜔𝜔
𝑡𝑡4
𝑡𝑡1
|                 (3) 
where ω and Io are the angular frequency and rms value of the 
output current io, respectively.  
    Assuming a specification of ΔvCF3 ≤ 5%VCF3, capacitance CF3 
must hence have a relatively large value, and satisfy  
𝐶𝐶F3 ≥
10
3𝑉𝑉dc
|∫ √2𝐼𝐼o sin(ω𝜔𝜔)𝑑𝑑𝜔𝜔
𝑡𝑡4
𝑡𝑡1
|                 (4) 
C.  Loss Analyses  
    Efficiency of the 6S7LTBI mainly depends on the semi-
conductor losses caused by currents flowing through them. For 
that, diodes D1 and D3 are noted to conduct the input current 
(Iin) when in states I–IV. Their average currents Id1 and Id3 can 
thus be regarded as half of the input current. Similarly, the 
average current Id2 of diode D2 in states V–VIII can be viewed 
as 1/2Iin. Differences however occur with diode D4, whose 
current in states VII and VIII is (Iin–io). Its average value can be 
approximated as Iin. The determined currents can then be used 
below to find the overall conduction losses of the diodes  
𝑃𝑃d =
𝑉𝑉F
2
(𝐼𝐼in
2
× 3 + (𝐼𝐼in−𝑖𝑖o)
2
) ≈ 𝑉𝑉F
2
(𝐼𝐼in
2
× 4)             (5) 
where VF is the forward voltage drop across each diode. 
    As for the switches, their conduction losses can be divided 
into three switch pairs, noting too that only three switches of 
the 6S7LTBI are conducting at any instant. The first switch pair 
{S1, S2} conducts (Iin–io) when in states I–IV and (Iin+Id2) in 
states V–VIII. Conduction losses of its switches S1 and S2 can 
thus be computed using  
𝑃𝑃con1 =
𝑅𝑅on
2
�𝐼𝐼in2 + (𝐼𝐼in + 𝐼𝐼d2)2�                (6) 
where Ron represents the same on-state resistance for all 
switches.  
The same applies to the other switch pairs {S3, S4} and {S5, 
S6}, whose conduction losses can be computed using  
𝑃𝑃con2 + 𝑃𝑃con3 = 𝑅𝑅on(𝐼𝐼in2 + 𝐼𝐼o2)                  (7) 
    In terms of the switching losses, only switches S1–S4 need to 
be considered since S5 and S6 are operating at the fundamental 
frequency. Moreover, for S3 and S4, they switch rapidly only 
over certain intervals, as depicted by Fig. 3(a). The maximum 
time that can be occupied by these intervals is half of a 
fundamental period, divided between the positive and negative 
half cycles. Therefore, the overall switching losses are 
calculated by 
𝑃𝑃sw =
(𝑡𝑡r+𝑡𝑡f)𝑓𝑓s
2
(𝑉𝑉dc(𝐼𝐼ds1 + 𝐼𝐼ds2) + 2𝑉𝑉dc
𝐼𝐼ds3+𝐼𝐼ds4
2
)      (8) 
where tr and tf are the turn-on and -off times of switches; and 
Ids1–Ids4 are the average currents through S1–S4, respectively. 
D. Comparison with Existing MLIs 
    The numbers of voltage levels, switches, diodes, and floating 
capacitors (NVL, NS, ND, and NFC) of the 6S7LTBI are compared 
with those of existing single-source MLIs in Table II. Other 
parameters compared in the same table are TSV and nvb of the 
considered MLIs. Returning to NVL and NS, they particularly 
inform that the 6S7LTBI uses the least number of switches to 
produce an output voltage with seven levels or NVL = 7, which 
is thus higher than those of [7], [14] and [15]. Its switch-per-
level ratio is very low at around 0.86. Its TSV is not high either 
and, in fact, smaller than or equal to those of the seven-level 
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Fig. 3. Illustrations of (a) key PWM waveforms and (b) logics for generating 
gating signals Vgs1, Vgs3, and Vgs5.  
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inverters [11]–[13]. It is however higher than those of the five-
level inverters [7], [14], and nine-level inverters [8]–[10]. 
These compared MLIs nevertheless use more switches and 
hence more gating circuits. A way to consolidate all compared 
numbers for all the MLIs is thus necessary, which from [10], 
can be achieved using the following cost function (CF) 
𝐶𝐶𝐶𝐶 = 𝑁𝑁Dr + 𝑁𝑁S + 𝑁𝑁D + 𝑁𝑁FC + α ∙ 𝑇𝑇𝑆𝑆𝑉𝑉/𝑛𝑛vb          (9) 
where NDr representing the number of gate drivers, is assumed 
to be equal to NS. 
    Also included in (9) is coefficient α for tuning the weighted 
cost of selecting different semiconductors (materials such as Si, 
SiC or GaN, types such as IGBT or MOSFET, or ratings). With 
α then set to 1 and 2 for low- and high-cost semiconductors, 
respectively, CF of each MLI can be computed as tabulated in 
Table II. The numbers show that the inverter from [14] and 
6S7LTBI have the lowest CF. The lowest CF has however not 
included influences from floating capacitances, their voltages 
(VCF), voltage ripples, and power ratings, which in practice, 
may affect the total cost of the MLIs. To demonstrate, the 
monetary costs for all considered MLIs at 1-kW and with Vo-max 
= 400 V are computed, after identifying appropriate 
semiconductors. For that, Table III lists eight voltage stresses 
that the switches/diodes of the considered MLIs must endure, 
followed by recommended parts and their unit costs. As for the 
floating capacitors, a quick estimate of their costs starts by 
choosing a base, which in Table III, is a 400-V, 1-mF capacitor 
(C0) with unit cost $C0. The estimated cost of each floating 
capacitor can then be expressed as VCF/Vo-max × $C0.  
    The eventual computed monetary costs are given in the last 
column of Table II, where the MLI from [7] has the lowest 
monetary cost, even though its CFs are slightly higher than 
those of the 6S7LTBI. The differences are due to more details 
accounted, when computing the more complex monetary costs. 
Both CF and monetary costs have however undisputedly 
projected the 6S7LTBI as a low-cost MLI that can produce 
seven-level switching with only six switches.  
Besides the cost, applicability as a renewable PV generator 
for all MLIs has been deliberated. Beginning with the criterion 
of nvb larger than unity, MLIs from [11] and [14] are 
undoubtedly less suitable. Also, among MLIs capable of 
suppressing leakage current (Ilk) by either adopting the NPC or 
CG structure, the MLI from [15] produces a five-level output 
with a gain of two. This is less appealing than the seven-level 
output with a gain of three obtained from the 6S7LTBI. The 
6S7LTBI is therefore suitable for interfacing with low-voltage 
PV modules while using low-profile output filters. 
However, with only six switches, it does not have redundant 
states for replacing any unintentionally failed states. Also, like 
many SCC-based MLIs [9]–[15], voltage stresses experienced 
by its semiconductors are non-identical. Different switches and 
diodes may be necessary when optimizing its implementation. 
Lastly, its usage of electrolytic capacitors and diodes to form 
the SCC may affect efficiency when supplied by a low input 
voltage. The 6S7LTBI therefore does have some concerns, even 
though its advantages outweigh those concerns. 
IV.  EXPERIMENTAL RESULTS  
An 800-W single-phase 6S7LTBI has been built using 
components from Table IV. Its PWM has a carrier frequency of 
25 kHz and a modulation ratio of Ma=0.9, while its input has a 
capacitor added in parallel with the 100-V source (Vdc). An 
output L-C filter has then been added between the inverter and 
resistive load, as in Fig. 4. Fig. 5(a) shows the resulting steady-
state output, which clearly has seven distinct voltage levels 
formed by voltages 100 V, 200 V and 300 V across CF1–CF3, 
respectively, as captured by Fig. 5(b). The highest output 
voltage level is thus 300 V or the achievable nvb is 3, in 
accordance with the analysis. Concurrently, the capacitors have 
clamped voltages across the power switches, among which S5 
TABLE II 
COMPARISONS WITH EXISTING SINGLE-SOURCE MLIS 
 
MLIs NVL NS ND NFC TSV 
CF with α: 
nvb Ilk (PV) 
Total 
cost 
(USD) 1 2 
[7] 5 9 0 1 4.5 21.25 23.25 2 High 62.29 
[8] 9 11 0 2 5.5 26.75 29.5 2 High 75.43 
[9] 9 12 0 2 5.25 27.31 28.63 4 High 81.17 
[10] 9 8 3 3 5.75 23.44 24.88 4 High 66.30 
[11] 7 8 2 2 6 26 32 1 Low (NPC) 65.13 
[12] 7 10 0 2 7.33 26.89 31.77 1.5 Low (NPC) 81.69 
[13] 7 10 0 1 6 25 29 1.5 Low (NPC) 73.67 
[14] 5 7 0 2 5 21 26 1 Low (CG) 64.73 
[15] 5 7 2 2 8.5 22.25 26.5 2 Low (CG) 72.21 
6S7LTB 7 6 4 3 6 21 23 3 Low (CG) 64.72 
The total cost is for a design example based on the devices in Table III.  
 
Table III 
DEVICES CHOSEN FOR STUDIED MLIS (VOLT-STR. ≡ VOLTAGE STRESS) 
 
Volt-str. Si MOSFETs  ($)          Si diode     ($) Driver ($) C0 ($) 
2Vo-max STW30N80K5 (6.38) / 
HCPL-
3120  
(3.86) 
381LX1
02M400 
(6.31) 
4Vo-max/3 IPW60R125C6 (5.09) / 
Vo-max FQA30N40 (4.75) STTH30R04 (3.55)  
3Vo-max/4 
2Vo-max/3 
IXFA26N30X3 (3.18) APT30D30B (2.09)  
Vo-max/2 
Vo-max/3 
IRFP250NPBF (2.71) FFPF30UP20S (1.37)   
Vo-max/4 IRLI2910PBF (1.91) SDT30B100D1 (0.63)   
Unit price ($) from www.digikey.com and may vary with purchase quantities. 
 
TABLE IV 
  COMPONENTS OF THE 800-W INVERTER PROTOTYPE 
 
Voltage ratings Vdc=100 V;  Vo-max=300 V, 190 Vrms, 800 W 
Capacitances Cdc = CF1 = CF2 = 220 μF; CF3 = 4000 μF 
Switches / diodes SCT3060AL × 6  /  C3D20065 × 4 
 
DC source
Scope
R-load
Control 
platform
6S7LTBI
S
1 –S
6
CF3
(a) (b)
L-C
 
 
Fig. 4.  Photographs of the (a) inverter prototype and (b) testing setup.  
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(and S6) endures the highest clamped voltage, but is driven at 
the fundamental frequency, as seen from Fig. 5(c). 
Other results showing the 6S7LTBI step-changing from no-
load to full-load and from a modulation index Ma of 0.2 to 0.6 
and then to 0.9 are given in Fig. 5(d) and (e), respectively. 
Together, they confirm stable dynamic operations of the 
6S7LTBI. As for its ability to manage reactive power, Fig. 2 
shows all its eight states having a bidirectional current path 
between its input and output. It can therefore operate with non-
unity power factor, during which some small amount of energy 
will return to the source in case of a single-phase system. This 
expectation, together with supplying nonlinear load, has been 
confirmed by waveforms shown in Fig. 5(f)–(h).  
Last but importantly, Fig. 6 shows efficiencies of the 
6S7LTBI falling within 97% ± 1.3% at different output powers. 
Such high efficiencies are undoubtedly due to its low 
conduction and switching losses, earlier proven theoretically. 
V.  CONCLUSION 
A seven-level inverter with the minimum number of switches 
has been proposed. Its features include offering a triple voltage-
boost and a common-grounded connection for eliminating 
leakage current in a PV system. It also uses only a simple gate-
driving pattern, designed to reduce conduction and switching 
losses. These features have collectively been compared with 
existing inverters and tested through experiments, which indeed 
record a high voltage gain and a high efficiency. 
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Fig. 5. Experimental results of the 800-W inverter prototype: (a) voltages of the 
DC input Vdc (100V/div), DC link capacitor VCdc (100V/div), AC output Vo 
(200V/div), rms 185 V, and AC output current Io (10A/div), rms 4.4 A; (b) 
voltages of the floating capacitors VCF1–VCF3 (100V/div); (c) voltages of the 
switches Vds1 (100V/div), Vds3 (200V/div), and Vds5 (200V/div); (d) step-change 
from no-load to full-load; (e) performance under a varied Ma; (f)–(h) operation 
under a nonlinear, inductive, or capacitive load.  
 
 
Fig. 6.  Measured efficiencies with a 100-V DC input and a 190-Vrms AC output.  
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